Keywords serializer, serdes, deserializer, 8b10b line coding, preemphasis, deemphasis, high speed serial,gmsl, adas, crc, automotive serdes, lvds, camera. These blocks convert data between serial data and parallel interfaces in each direction. The circuit verification flow is further challenged by the need to account for the impact of device noise, process variation, and complex parasitics. Each one has evolved over the years to address a certain set of system design issues.
Serdes implementation guide for keystone i devices application report page 5 of 56 submit documentation feedback. Serdes reduces the number of data paths and also the number of connecting pins or wires required. His current interests are serdes architecture development and simulation, analog and digital circuit implementation and optimization, and system level modeling. Basic serdes system design flow tools channel analysis tool use this tool to analyze a differential channel for its causal impulse, frequency domain characteristics, eye diagram, ber response and more. Aug 16, 2011 this video describes the basics of serdes serializerdeserializer technology and its benefits in the system. Topics in design and analysis of high data rate serdes systems. Those capacitances of 15ff are high and they will define the bandwidth of our circuit. For serdes channels, a significant amount of analysis and design space exploration is performed during the prelayout phase of the design. While the maze of choices may seem confusing at first, serdes devices fall into a few basic architectures, each tailored to specific application requirements. High speed serdes devices and applications in searchworks catalog. Design practice for highspeed serial interface circuits.
Design and implementation of cdr and serdes for high speed. Inphi corporation today announced a new 100 gbe cmos serdes architecture, called iphy, designed to enable the development of next generation low power and high port density 100 gigabit ethernet 100 gbe solutions to address bandwidth bottlenecks in next. The term serdes generically refers to interfaces used in various technologies and applications. Serdes chips are used in wireless routers, gigabit ethernet systems, storage applications and fiber optic communication systems.
The lvds serdes ip core configures the serializerdeserializer serdes and dynamic. Design and implementation of cdr and serdes for high. Serdes transceivers for highspeed serial communications. The purpose of this paper is to detail our investigation of issues involved in clock and data recovery associated with a high speed serializerdeserializer serdes receiver block. There are at least four distinct serdes architectures. New serdes technology provides the connectivity needed to build the current generation of advanced driver assis tance systems adas. Lvds serdes transmitter receiver ip cores user guide. The design presents a variation tolerant driving technique for all digital self timed three levels signaling whereas design uses two level manchester encoding using resistive ter. An introduction to preemphasis and equalization in maxim. Base specification and design guide for serdes highspeed.
The lossy link attenuates the forward channel data with an approximate firstorder transfer function that has a much lower bandwidth than the data frequency data frequency, fb, is equal to onehalf of the bit rate. Short for serializerdeserializer, serdes is an integrated circuit transceiver used to convert parallel and serial data. Bladeserver base specification serdes design 12 may 2010 ibmintel confidential 4 version 2. Designing serdes applications 8254582546, 8257182572. The pin densities of chip packaging technologies have not increased at the same pace as has silicon density, and this has led to a prevalence of high speed serdes hss devices as an inherent part of almost any chip design.
Debug and testability features for multiprotocol 10g serdes. A serializerdeserializer serdes is an integrated circuit or device used in highspeed communications for converting between serial data and parallel interfaces in both directions. Rob james, serdes product definer previously apps dir for automotive serdes products serdes serializerdeserializer maxim automotive serdes takes parallel rgb or oldilvds video data, serializes it over a single cable and deserializes it back to parallel currently have gmsl1 serdes at up to 3gbps starting to introduce 6gbps parts. Serdes toolbox documentation mathworks america latina. Serial communications and parallel communications currently and. This design verification board is intended for ev aluation and testing purposes only. Accordingly, the asic designer must consider interactions beyond the chip level to ensure that the asic will function in its target environment. The main function of the serdes system is to transmit data at high speeds over a channel and receive the correct data at the receiver end. Serdes converts data into a serial data stream and then transmits it over a differential media. This set of videos address serdes or serialize deserialize circuits like pci express, sata, xaui, etc.
Plls and dlls cmos vlsi designcmos vlsi design 4th ed. Serdes transceivers for highspeed serial communications dianyong chen 1 introduction in order to process and redistribute digital information, data are constantly exchanged between different systems and also between different functional blocks inside a system. However, when we design this type a circuit, we need to find a compromise between high gain and high bandwidth. Serdes ip proven interoperability for versatile standards.
Serdes implementation guidelines for keystone devices. Keystone ii architecture serializerdeserializer serdes users guide literature number. The input of each block is equivalent to a capacitance of 15ff. Cadence serdes ip solutions address the performance, power, and area requirements of todays mobile, consumer, and enterprise infrastructure markets with extensive standard support for the latest pcie, ethernet, usb and mipi specifications. Topics in design and analysis of high data rate serdes systems ieee sscs seminar fort collins, co sep. This thesis looks into the basic principles of operation of phase locked loops, clock and data recovery circuits and their building blocks for a 1. The alldigital design allows for lower power consum ption and ease of transfer between technologies. It summarizes the challenges in design and also presents a cadence approach to the circuit design in 180 nm cmos technology.
The cornerstone of high speed serial interconnects. Lets take a closer look at this new multiprotocol serdes architecture and how it was developed to address the limitations of traditional serdes architectures. Pdf high speed clock and data recovery for serdes applications. Continuing my blog series on serdes design, today well talk about jesd com jcom, a newly developed variant of channel operating margin com jcom has its origins in the ieee 802. Using ibisami in the modeling of advanced serdes equalization for serial link simulation cdnlive boston august 20 mark marlett and mahesh tirupattur, analog bits. The basics of bluetooth low energy ble whats in the future for highspeed serdes. This paper unveils the inner workings of these four serdes architectures. Serializerdeserializer component design and test kahn li lim. This page covers serdes basics, serdes architecture types and serdes ip core developer or provider serdes is the short form of serializerdeserializer modules used for high speed communication link. Illustration of relationship between eye diagram, jitter pdf, and bath tub curve.
Traditional parallel communication not suitable for interic data transport in highspeed links. Serdes system design and simulation tools, technologies. It is intended for evaluation and testing purposes only. Design considerations standard and custom protocols, signal. Specifically, two data lines cannot enter the device in adjacent master and slave iobs when using cascaded serdes. The simple goal of the serdes peripheral is twofold. Emi and emc must be considered early in the design cycle to prevent needless design revisions. For hsd ic and serdes system design professionals looking for quick, efficient, accurate and cost effective modeling for serdes systems. Whiteboard wednesdays how the cadence 112g serdes ip solves the challenges of longreach signaling duration. High speed serial link design serdes introduction, architectures and. Mc92610dvbug quad serdes design verification board. Templatebased support for single and differential via pad stacks, bga breakouts.
Figure 6 shows the rtl block diagram of the serdes interface with 4 cdrs. The design verification board dvb facilitates the full evaluation of the mc92602 quad reduced interface serdes. An introduction to preemphasis and equalization in maxim gmsl. The basics of serdes serializersdeserializers for interfacing. Axis a straight, imaginary line that follows the width, height, or depth of an object. However, when using a singleended signaling standard, some care needs to be taken when the design requires either a serdes ratio of five or more or the phase detector mode. Xilinx 7 series fpgas contain iserdes and oserdes primitives that make the design of serializer and deserializer circuits very straightforward and allows higher operation at speeds from 415 mbs to 1,200 mbs per line, when usin g perbit deskew, depending on the family and speed grade used. This system also establishes budgets for the different parts of the serial channel and associated transmitter tx and receiver rx equalization circuitry. Serdes toolbox provides a matlab and simulink model library and a set of analysis tools and apps for the design and verification of serializerdeserializer serdes systems. Apply to designer, senior designer, design engineer and more. Data files\ design basics \unit 1 design overview folder. Design approach developing the multiprotocol serdes architecture involved these techniques. Dec 05, 2016 this set of videos address serdes or serialize deserialize circuits like pci express, sata, xaui, etc. Maxim design support technical documents tutorials video circuits app 5045 keywords.
Using channel operating methods, hyperlynx helps hardware design engineers make tradeoffs among channel loss, reflections, crosstalk, and device specifications. A regulator design for a serdes phy of a high speed serial. It should be read in conjunction with the mc92610 quad 3. Pdf high speed serial link design serdes introduction. But design of an asic implementing these high speed serdes interfacesone that works successfully on a real boardis a huge challenge to system design teams. This document contains implementation instructions for the serializerdeserializer serdesbased interfaces on the keystone ii family of dsp. High speed serial link design serdes introduction, architectures and applications. This thesis also presents a builtin s elft est b is t com ponent that provides an enhancem ent to existing s. Serdes design is a complex, iterative process that typically starts with a baseline serdes system that demonstrates the feasibility of a design approach. Please add your name and email to our subscriber list to receive notices of blog postings, technical notes, new product offerings, and webex training broadcasts. Design of a new serializer and deserializer architecture.
Keystone ii architecture serializerdeserializer serdes. Serdes design basic theory, how to implement highly efficient serial to parallel channels, coding schemes, and so on. Inphi corporation today announced a new 100 gbe cmos serdes architecture, called iphy, designed to enable the development of next generation low power and high port density 100 gigabit ethernet. Basics of a serdes data transmission electronic design scribd. The autocad basics material is provided in pdf format. This is not a complete dissertation and leaves many questions, but hopefully it. The continuously growing demand for a higher bandwidth has driven the need for newer protocols operating at higher data rates. This paper describes basics methods of transferring data through serial data buses. When most system designers look at serializerdeserializer serdes devices, they.
It contains the protocolspecific and em expertise that hardware design engineers need to extract, model, and design serdes channels and perform compliance verification. It is assumed that the connection is made between a keystone i soc and another device compliant to the. Serdes link with a new self timed signaling technique along differential transmission line or using resistive te rminated single ended transmission line 89. The term serdes generically refers to interfaces used in various. With the serdes designer app, you can use statistical analysis to rapidly design wired communications transmitters and receivers. As shown in the figure1, both the ends of high speed link such as fiber optic or ethernet link uses serdes device. Pdf serdes system ctle basics 2012 serdes system ctle. A serializerdeserializer serdes pronounced sirdeez or sirdez is a pair of functional blocks commonly used in high speed communications to compensate for limited inputoutput. The family includes 10gkr phy ip and 10gkr multiprotocol phy ip. Find your ti serial digital interface sdi device using our parametric selection tool to search our extensive portfolio of sdi products to find the right solution for your design.
How a 16gbps multilink, multiprotocol serdes phy can transform datacenter connectivity. It should be read in conjunction with the mc92602 quad 1. Serdes co mmonly us ed in telecomm unication networks are. Prior to that, he worked on serdes characterization at texas instruments, dallas. The implemented serdes is based on xilinx sourcesynchronous serialization and deserialization application note 2 which used the iserdesoserdes primitives and the bufio2 for clock reception and synchronization. Hyperlynx expedites design setup and topology experimentation by providing templates for commonly used routing topologies. Designcon 2015 serdes system design and simulation. Serdes links in modern times to take advantage of both topologies, often applications involve both parallel and serial communications. Electromagnetic interference emi and electromagnetic compatibility emc testing is an important part of design verification for serializerdeserializer serdes devices in automotive applications. No part of the contents of this document may be copied, modified, or otherwise reproduced without the express written consent of fujitsu. Thus, using two iserdes effectively reduces design cost. There are several circuit architectures and techniques that can be used to improve serdes energy efficiency, but in order to achieve the desired performance, jitter, and power specs, accurate circuit verification of the design is required. The design verification board dvb fa cilitates the full evaluation of the mc92610 quad 3.
Serdes system design and simulation tools, technologies and. Emiemcready serdesbasic test strategies and guidelines dec 15, 2010 abstract. Optimizing the block design for one function and the system design for overall. A regulator design for a serdes phy of a high speed serial data interface. The basic idea behind the receiver equalization is described in figure 5. This users guide describes the mc92610dvb design ve rification board, rev.
1292 789 591 1336 962 1446 321 1000 952 843 1240 919 1048 1079 56 250 1190 827 1105 2 1120 38 697 1250 1170 877 1031 249 419 22 352